top of page
BLOG POSTS
Pushing UberDDR3 Frequency Through RTL Cleanup - Post #18
A step-by-step walkthrough of pushing UberDDR3 from 90 MHz to 132 MHz using RTL cleanup and the OpenXC7 open-source FPGA flow.
Angelo Jacobo
50 minutes ago8 min read
FPGA Builds Without Local Toolchains: An Intro to CaaS - Post #17
If you’ve been curious about open-source FPGA flows but felt blocked by setup complexity, CaaS makes it simple for you,
Angelo Jacobo
Jan 226 min read
How UberDDR3 Stays Stable: GoCD-Powered CI for Serious Hardware - Post #16
Read through how UberDDR3 uses GoCD for its CI pipeline: from lint to full hardware build!
Angelo Jacobo
Jun 4, 20259 min read
UberDDR3 on Lattice ECP5: Expanding FPGA Support - Post #15
UberDDR3 now running on Lattice ECP5!
Angelo Jacobo
May 2, 20259 min read
UberDDR3 + OpenXC7: Open-Source DDR3 Controller Meets Open-Source FPGA Toolchain - Post #14
UberDDR3, the open-source DDR3 controller, now works with OpenXC7, the open-source FPGA toolchain!
Angelo Jacobo
Mar 21, 20258 min read
bottom of page